Cryogenic Characerization and Modeling of Standard CMOS down to Liquid
  Helium Temperature for Quantum Computing by Li, Zhen et al.
Cryogenic Characerization and Modeling of
Standard CMOS down to Liquid Helium
Temperature for Quantum Computing
Zhen Li1,2, Chao Luo1,2, Tengteng Lu1,2, Jun Xu2,
Weicheng Kong3, Guoping Guo1
1Key Laboratory of Quantum Information, University of Science and
Technology of China, Hefei, Anhui, 230026, China
2Department of Physics, University of Science and Technology of China, Hefei,
Anhui, 230026, China.
3Origin Quantum Computing Company Limited, Hefei, Anhui, 230088, China
E-mail: gpguo@ustc.edu.cn
Abstract. Cryogenic characterization and modeling of 0.18µm CMOS
technology (1.8V and 5V) are presented in this paper. Several PMOS and
NMOS transistors with different width to length ratios(W/L) were extensively
characterized under various bias conditions at temperatures ranging from 300K
down to 4.2K. We extracted their fundamental physical parameters and developed
a compact model based on BSIM3V3. In addition to their I-V characteristics,
threshold voltage(Vth) values, on/off current ratio, transconductance of the
MOS transistors, and resistors on chips are measured at temperatures from
300K down to 4.2K. A simple subcircuit was built to correct the kink effect.
This work provides experimental evidence for implementation of cryogenic
CMOS technology, a valid industrial tape-out process model, and promotes the
application of integrated circuits in cryogenic environments, including quantum
measurement and control systems for quantum chips at very low temperatures.
Keywords: Cryogenic electronics, MOSFETs, characterization, modeling, threshold
voltage, kink effect, liquid helium temperature.
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1. Introduction
Cryogenic electronics have good prospects in applica-
tion ranging from space exploration to infrared focal
plane array [1–3], and has been studied for use in quan-
tum computing in recent years [4–7]. A quantum com-
puter comprises a quantum processor and a classical
electronic control system [8]. The quantum processor
works in a dilution refrigerator at deep-cryogenic tem-
peratures down to the milikelvin range(Fig. 1), while
the electronic readout and control system is imple-
mented using room-temperature (RT) laboratory in-
struments [9,10]. The requirements for wiring between
the cryogenic quantum processor and the RT readout
controller are becoming more expensive and less reli-
able as quantum chips become increasing complexed
and highly integrated [5]. Cryogenic complementary
metal-oxide-semiconductor (Cryo-CMOS) technology
can greatly reduce the thermal noise caused by non-
ideal long signal lines and improve the signal-to-noise
ratio and sensitivity of the quantum chip signals. Ob-
taining purer quantum control and readout signals with
low delay efficiently improves quantum chip perfor-
mance. Quantum Processors work in dilution refrig-
erators with maximum effective cooling powers of sev-
eral hundreds µW. This constraint is relaxed at the
liquid helium temperature (LHT) 4.2K, where moder-
ate power dissipation is tolerable. Fig. 2 shows the
future quantum interface using Cryo-CMOS technol-
ogy, we need to implement ADC (Analog Digital Con-
verter), DAC (Digital Analog Converter), oscillator,
FPGA (Field Programmable Gate Array), and other
integrated circuits at cryogenic temperatures. Unfortu-
nately Cryo-CMOS faces several challenges, including
the power limitation of refrigerators, and interconnec-
tion, packaging and device modeling [11–13].
The first problem to solve when designing Cryo-
CMOS circuits is transistor modeling. SPICE model
act as a bridge between device characterics and IC de-
sign. BSIM3 [14], which is an industry-standard model,
is valid from 230K to 430K for submicron processes.
However, MOSFET characteristics changes at lower
temperatures because of freeze-out effect, which has
led to a requirement for SPICE model development
for cryogenic temperatures [15–20]. Previous work has
demonstrated that CMOS technologies have been char-
acterized at temperatures down to 4K [21–23]. How-
ever, BSIM model parameters have only been extracted
down to 77K, and no systematic modeling of PMOS
and NMOS devices with different width-to-length ra-
tios are performed under different bias conditions at
lower cryogenic temperatures, to the best of our knowl-
edge [1, 24–27].
In this paper, characterization of SMIC 0.18
µm CMOS transistors and a compact SPICE model
based on BSIM3v3 [14] are presented from 300K
Figure 1. Superconducting quantum chip readout-control
system.
Figure 2. Superconducting quantum chip readout-control
system using Cryo-CMOS technology.
down to 4.2K. It is an aluminum interconnect process,
compared with copper, aluminum has better electrical
properties at low temperatures [28, 29]. Temperature-
dependent parameters are revised at 4.2K and the
model shows good agreement with measurement
results. The 0.18 µm process Vth and resistance of
active area are measured from 300K to 4.2K for the
first time. This work is the first BSIM SPICE model
range down to 4.2K for standard CMOS technology;
the model can be applied directly to device and circuit
electronic design automation(EDA) simulations.
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2. Measurement Setup
Measurements of CMOS transistors with two different
oxide thicknesses and a wide range of device sizes were
performed, as shown in Table 1. The sample chips
were first pasted and wire bonded to chip-carriers using
Al-wire bonds (Fig. 3(a)). These chip-carriers were
then immersed in liquid nitrogen (77 K) and liquid
helium (4.2 K) using a dipstick. A schematic of the
cross-section of the setup is shown in Fig. 3(c). The
dipstick consists of a 1.8m steel pipe with a break-
out box for cables placed at the top end and two dual
in-line package(DIP) lock sockets at the lower end of
the pipe. In total, 36 cables (enamel insulated wire)
are used for the DC connections, including four cables
for the temperature sensor. The temperature sensor is
a Rh-Fe thermometer with a 1.2K-325K measurement
range. The cable resistance is 0.3-0.4Ω, it is negligible
compared with the resistance of MOSFET which is
several hundreds or thousands ohms. Because the pipe
can move up and down through a vacuum flange, the
temperature can be shifted from 4.2K in the liquid
phase to approximately 250K in the helium vapour at
the top of the Dewar.
Table 1. SUMMARY OF CHARACTERIZED DEVICES
Technology SMIC 0.18um Bulk CMOS Process
Oxide Thin(3.6nm) Thick(11.9nm)
Norminal Voltage 1.8V 5V
Type NMOS PMOS NMOS PMOS
W/L[um/um]
100/0.18 100/0.18 100/0.6 100/0.5
10/10 10/10 10/10 10/10
10/0.6 10/0.6 10/2 10/2
10/0.2 10/0.2 10/0.65 10/0.55
10/0.18 10/0.18 10/0.6 10/0.5
10/0.16 10/0.16 10/0.5 10/0.45
0.22/0.18 0.22/0.18 0.3/0.6 0.3/0.5
All the MOSFET electrical measurements were
performed using a Keysight B1500A semiconductor
device analyzer, as shown in Fig. 3(b). For the
thin-oxide NMOS, we measured transfer characteristics
in both linear (drain-source voltage VDS = 50 mV)
and the saturation regions (VDS = 1.8V) under
various substrate bias voltages, along with the output
characteristics under zero substrate bias(bulk-sourse
voltageVBS=0V) and reverse bias voltage(VBS=-
1.8V) for various gate voltages(VGS). For the thick-
oxide MOS, bias condition were increased to 5V,
while for PMOS, the bias conditions were reversed.
The resistance measurements were performed using
a Keysight 3458A Digital Multimeter with 8 12 Digit
precision.
Figure 3. (a): Al-bonded sample chip on a chip carrier. (b):
Schematic of four-teminal MOS transistor DC measurment. (c):
Schematic depiction of our cryogenic test setup. The sample is
mounted on a long steel pipe which is shifted into a helium Dewar
to reach the liquid helium. The connections to the sample are
made with long (standard) cables that are attached to a break-
out box on the top. There are 32 shielded connections to two
8×2 DIP lock sockets, 4 DC connections to a resistor therometer.
3. Characterization
The characteristics of CMOS transistors at different
cryogenic temperatures are shown in Fig. 4. As shown
in Fig. 4(b) and Fig. 4(c), threshold voltage increases
as temperature decreases because of carrier freeze-out
in the MOSFET channel region and thus a higher
gate drive voltage is required to inject carriers into
the channel region. Vth varies approximately linearly
with temperature, especially in the PMOS. Impurity
freeze-out becomes important for temperature lower
than 150K for shallow-energy-level dopants. At liquid
nitrogen temperature, weak freeze-out takes place,
which is mainly annoying for lightly doped drain
(LDD) devices. At very low temperatures (<10 K),
donor or acceptor impurities currently used to dope
the semiconductor are fully frozen-out, at liquid helium
temperature, practically no carriers remain in the
bands if no field is applied [17–20].
Fig. 4(a) shows that IDS increases as temperature
decreases, because the series resistance decreases as
shown in Fig. 4(f), and mobility increase at cryogenic
temperatures [12]. In low impurity concentration
situations, such as p-well, the resistivity decreases due
to an increase of mobility down to liquid nitrogen
temperature [24]. However, carrier freeze-out causes
a steep increase in n-well resistivity at liquid helium
temperature. Other resistances drop with decreasing
temperature down to liquid helium temperature. The
resistance of the salicide’s heavy-doped N/P active
area is reduced by 2/3 when compared with the RT
value. The resistance of the unsalicide’s heavy-doped N
active area is reduced by 1/3 when compared with the
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Figure 4. (a): IDS-VDS curves at different cryogenic temperatures of thin-oxide NMOS,VDS=0V→1.8V, W/L=10µm/10µm,
VGS=1.8V, VBS=0V. (b): IDS-VGS curves at different cryogenic temperatures of thin-oxide NMOS,VGS=0V→1.8V,
W/L=10µm/10µm, VDS=0.05V, VBS=0V. (c): Vth of CMOS transistors at different cryogenic temperatures. (d): Ion to Ioff
ratio of CMOS transistors at different temperatures. (e): Gmmax of MOSFETs at different cryogenic temperatures. (f): resistors
on chip at different cryogenic temperatures, the six lines from top to bottom are N++ salicide area, W/L=2µm/100µm; P++
salicide area, W/L=2µm/100µm; Al metal square, 0.23µm∗0.23µm∗10000; N+ poly salicide, W/L=0.18µm/100µm; N Well in STI,
W/L=20µm/100µm; Unsalicide N+, W/L=2µm/100µm
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Figure 5. IDS-VGS curves (a,b,e,f) and IDS-VDS curves (c,d,g,h) of thin-oxide NMOS at LHT. Device size (W/L) is
10µm/10µm.(a)-(d):before extraction, (e)-(h):extraction results, measured data: dashed lines; simulated data: solid lines. (a),(e):
VBS=0V→-1.8V, VDS=0.05V; (b),(f): VBS=0V→-1.8V, VDS=1.8V; (c),(g): VGS=0V→1.8V, VBS=0V; (d),(h): VGS=0V→1.8V,
VBS=-1.8V.
RT value. In particular, Aluminum resistance drops
drastically because of reduced lattice vibrations. This
gives a great advantage to reducing noise caused by
CMOS switching and power-supply line resistances.
This is an advantage of Cryo-CMOS technology
compared with RT CMOS technology.
The kink effect at the LHT is shown in Fig.6
and is caused by the LDD freezing out and substrate
freeze-out. Impurity ionization will decrease as
temperature decreases, especially in the light-doped
regions near the source and drain. When the source-
drain voltage becomes very high, impurity ionization
will be activated to restrain the freeze-out effect under
strong electric fields, CMOS transistors turn on for the
second time [16]. This freezing effect causes the source-
drain parasitic resistance to decrease and then turn
to normal. The second reason is the substrate freeze-
out, since at very low temperatures the MOS structure
has a type of floating substrate potential within the
depletion region. Although the applied substrate
voltage on the backside of the device is fixed, the
depletion region is in a floating state. In this structure,
the majority carrier current (substrate current) cannot
reach the substrate contact and thus flows through
the substrate to the source. Due to the increase
of the majority carrier current with increasing drain
voltage, flowing through the substrate to the source
at increasing drain voltage, this substrate potential
within the depletion region increases and causes a
decrease of the threshold voltage, for sufficient drain
voltage. Therefore, at very low temperature, we obtain
an excess drain current which creates a kink in the
current-drain voltage characteristics [18]. Additionally,
the measured saturation current value is less than
the simulated value of BSIM3v3 model because of the
channel freeze-out effect(Fig.5(a-d)).
Ion to Ioff ratio(turn-on current and turn-off
current ratio) is a typical parameter for MOSFET
in digital integrated cirtuits. Ion to Ioff ratio
maintains high value at cryogenic temperatures as
shown in Fig. 4(d). The standard process CMOS
can work well as a switch at low temperatures for
digital circuits with low static power consumption,
which is of great significance to the limited cooling
power. Gate transconductance(Gm) indicates the gate-
to-source current control capability. Gmmax increases
when temperature increases(Fig. 4(e)), increase of
Gm will supply wider bandwidth for the same power
budget. Hence, MOS can work in analog circuits if it
is modeling accurated.
4. Modeling
BSIM3 is a semi-empirical but accurate compact model
for submicron process. We continue to adopt BSIM’s
mode and use semi-empirical methods to modeling
CMOS device at very low temperatures. Our object
is to extend the BSIM model in submicron process to
cryogenic temperatures, focus on the accuracy of the
model. Fitting errors between simulation with default
parameters and LHT measured data are generally
higher than 60% under all bias conditions(Fig. 5(a-
d)), while the BSIM3v3 model achieves a good degree
of fitting at RT. First, the extraction procedure
is performed using BSIMProPlus. The extraction
process performed in the following procedure is based
on physical understanding of the model and local
optimization. The procedure can be described as
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Figure 6. Cryogenic kink correction.(a)-(l): IDS-VDS curves of CMOS at LHT. Device size (W/L):(a)-(d) thin-oxide NMOS
10µm/0.16µm,(e)-(h) thick-oxide NMOS 10µm/10µm,(i)-(l) thick-oxide NMOS 10µm/10µm. (a)-(b),(e)-(f),(i)-(j):before kink
correction, (c)-(d),(g)-(h),(k)-(l):kink correction results. measured data: dashed lines, simulated data: solid lines. (a),(c):
VGS=0V→1.8V, VBS=0V; (b),(d): VGS=0V→1.8V, VBS=-1.8V; (e),(g): VGS=0V→5V, VBS=0V; (f),(h): VGS=0V→5V,
VBS=-4V; (i),(k): VGS=0V→-5V, VBS=0V; (j),(l): VGS=0V→-5V, VBS=4V; (m) Sub-circuit resistance of thin-oxide MOSFET
versus VDS at LHT, W/L=10µm /0.16µm.(n) Sub-circuit resistance of thick-oxide NMOSFET versus VDS at LHT, W/L=10µm
/10µm.(o) Sub-circuit resistance of thick-oxide PMOSFET versus VDS at LHT, W/L=10µm /10µm. (p)Schematic representation
of sub-circuit model.
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Table 2. MODEL PARAMETERS
Oxide Thin(3.6nm) Thick(11.9nm)
Norminal Voltage 1.8V 5V
Type NMOS PMOS NMOS PMOS
Temperature[K] 300K 77K 4.2K 300K 77K 4.2K 300K 77K 4.2K 300K 77K 4.2K
Vth0[V] 0.39 0.4671 0.296 -0.607 -0.5785 -0.4598 0.724 1.1391 0.31124 -0.834 -1.2 -1.0532
K1[V
1
2 ] 0.680104 0.53197 0.6966 0.87354 0.89101 0.8821 0.97 0.84906 1.6667 0.986 0.77845 1.1863
K2 -0.04998 -0.00013 -0.00013 -0.04666 -0.05506 -0.0534 -0.015 -0.00686 -0.01878 0.0626 0.096653 0.035749
u0[cm2/V·s] 340 606.51 116.09 0.0085 0.015369 0.000933 0.04415 0.36688 0.00426 0.015 0.076605 0.0035
ua[m/V] -1E-09 -4.4E-12 -4.5E-12 2.5E-10 2.4E-10 3.52E-10 -3.7E-10 1.11E-10 3.79E-10 2.27E-09 8.07E-09 4.84E-09
ub[(m/V)2] 0.236667 1.12E-17 6.46E-18 9.29E-19 9.29E-19 8.37E-19 2.6E-18 5.55E-18 5.65E-18 2.51E-20 -3.6E-21 -4.5E-19
uc[1/V] 1.2E-10 3.33E-13 3.33E-13 -7.2E-11 -1E-10 -1.7E-10 8.38E-11 8.48E-12 1E-12 -7.6E-11 -3E-10 -4.9E-10
Dvt0 1.3 0.2165 5 1.03 3.0099 4.5143 7.46 7.46 7.46 2.8982 2.0023 26.374
Dvt1 0.577164 2.3925 5 0.35 0.48288 0.14103 0.805 0.805 0.805 0.6 0.21882 0.46447
Dvt2[1/V] -0.17176 -0.01816 -3 0.052 0.000804 0.000861 0 0 0 0 -0.047 -0.6
Vsat[m/sec] 82500 89809 53820 109320 4202600 26162 77500 77500 77500 88000 47264 98296
a0 0.83 0.70733 1.1883 1.0951 0.87389 0.83893 0.96 0.96 0.013849 1 0.73796 0.5917
ags[1/V] 0.32 0.73655 0.1485 0.3024 0.39778 0.65873 0.15 0.15 0.036746 0.0655 0.006383 0.002047
Keta[1/V] -0.003 -3.6E-05 -3.6E-05 -0.0389 -0.03197 0.05346 -0.0015 -0.0015 -0.00169 -0.005 -0.00094 -0.013
Table 3. RMS ERROR
IDS(VDS)(VBS=0V) IDS(VDS)(VBS=VBBa)
Default Revised Corrected Default Revised Corrected
thin-oxide NMOS W/L=10µm/0.16µm 13.37% 5.74% 1.71% 8.94% 5.71% 2.41%
thick-oxide NMOS W/L=10µm/10µm 25.72% 5.77% 4.66% 27.54% 6.12% 1.67%
thick-oxide PMOS W/L=10µm/10µm 174.15% 4.41% 1.41% 58.19% 3.25% 0.96%
afor thin-oxide NMOS,VBB=-1.8V; for thick-oxide NMOS, VBB=-4V; for thick-oxide PMOS, VBB=4V.
follows:1) extract threshold voltage parameters such as
Vth0, K1, K2 through large size device (large W&L); 2)
extract carrier mobility parameters such as µ0, µa, µb,
µc through large size device (large W&L); 3) extract
short-channel effect parameters such as Dvt0, Dvt1,
Dvt2, Nfactor through one set of devices (large and
fixed W different L); 4) extract saturation velocity
parameters such as vsat through one set of devices
(large and fixed W& different L); 5) extract bulk effect
parameters such as a0, ags, Keta through one set of
devices (large and fixed W& different L) [14]. The
model parameters are shown in Table 2. The root-
mean-square (RMS) error is introduced to estimate the
deviation between the results from the measurements
and simulations. The RMS error is given by equation
(1) where N is the number of data, I mi is measured
data and Isi is simulated data.
RMS ERROR =
√√√√ 1
N
n∑
i=1
(
Imi − Isi
Ith
)2
× 100 (1)
The value of the threshold current Ith can be set
appropriately to obtain meaningful results. In this
case, Ith has been set to the maximum measured value
according to BSIMProPlus. After the parameters have
been changed appropriately, the RMS error between
the simulation results and the test data improves to
around 6%(Fig. 5(e-h),Table 3).
However, deviations caused by the kink effect still
exist in some devices (Fig. 6(a,b,e,f,i,j)) at LHT.
We connected a resistor in series with the substrate
to improve the fitting precision as shown in Fig.
6(p), the MOSFET represents the BSIM model with
cryogenic parameters and the resistor represents the
freeze-out effect in the LDD region and substrate.
The resistor value was extracted via Matlab using
a polunomial fitting method. The characteristic of
the non-linear resistor is shown in Fig.6(m,n,o). Fig.
6(c,d,g,h,k,l) show the corrected sub-curcuit simulation
results. Good agreement with the DC measurements
was achieved for devices over the entire voltage range
at 4.2K as the RMS errors are summarized in Table 3.
5. Conclusion
A cryogenic study of SMIC 0.18µm 1.8V/5V CMOS
technology down to 4.2K has been presented. We
performed a relatively simple apparatus for executing
the cryogenic measurements. A compact model
based on BSIM3v3 has been proposed to optimize
the deviation between measurement results and
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simulations using default parameters. Vth, Ion to
Ioff ratio, Gmmax and resistors on chip were tested
down to 4.2K. Using the resulting database and SPICE
model, we can design and simulate integrated circuits
for cryogenic applications including quantum computer
readout and control systems.
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